JPH0580174B2 - - Google Patents
Info
- Publication number
- JPH0580174B2 JPH0580174B2 JP60214538A JP21453885A JPH0580174B2 JP H0580174 B2 JPH0580174 B2 JP H0580174B2 JP 60214538 A JP60214538 A JP 60214538A JP 21453885 A JP21453885 A JP 21453885A JP H0580174 B2 JPH0580174 B2 JP H0580174B2
- Authority
- JP
- Japan
- Prior art keywords
- plane
- output
- counter
- logic array
- programmable logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60214538A JPS6276817A (ja) | 1985-09-30 | 1985-09-30 | プログラマブル・ロジツクアレイ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60214538A JPS6276817A (ja) | 1985-09-30 | 1985-09-30 | プログラマブル・ロジツクアレイ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6276817A JPS6276817A (ja) | 1987-04-08 |
JPH0580174B2 true JPH0580174B2 (en]) | 1993-11-08 |
Family
ID=16657392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60214538A Granted JPS6276817A (ja) | 1985-09-30 | 1985-09-30 | プログラマブル・ロジツクアレイ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6276817A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4858178A (en) * | 1986-09-30 | 1989-08-15 | Texas Instruments Incorporated | Programmable sequence generator |
-
1985
- 1985-09-30 JP JP60214538A patent/JPS6276817A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6276817A (ja) | 1987-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5365183A (en) | Single chip microcomputer having two kinds of timer functions | |
JPH0580174B2 (en]) | ||
US5495196A (en) | User controlled reset circuit with fast recovery | |
US3440546A (en) | Variable period and pulse width delay line pulse generating system | |
US5307500A (en) | Integrated circuit device with stand-by cancellation | |
JP2003122600A (ja) | ウォッチドッグタイマ装置 | |
JP2867617B2 (ja) | スタンバイ回路 | |
KR100328825B1 (ko) | 오동작 방지 회로 | |
JP2631541B2 (ja) | プログラマブルコントローラ | |
JP2765837B2 (ja) | シングルチップマイクロコンピュータ | |
JPS6222874Y2 (en]) | ||
JP2666429B2 (ja) | 微分回路 | |
SU1175030A1 (ru) | Устройство дл контрол последовательности импульсов | |
JPH0535503A (ja) | 割込制御回路 | |
JPS61282946A (ja) | プログラマプルコントロ−ラ | |
JPH0465407B2 (en]) | ||
JPH0934502A (ja) | 制御装置 | |
JPH03121612A (ja) | 入力パルスコントロール回路 | |
KR20010037569A (ko) | 시스템 안정화 회로 | |
JPH0444987B2 (en]) | ||
JPH04151706A (ja) | Cpuリセット回路 | |
JPS6166571A (ja) | サイリスタ・インバ−タのゲ−トパルス制御装置 | |
JPS63129426A (ja) | デ−タフロ−型計算機用タイマ−モジユ−ル | |
JPH025149A (ja) | プログラム暴走検出回路 | |
JPH02263223A (ja) | リセット回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |